Hardware latency mainly comes from,
- pipeline instructions waiting to finish execution even though it is at the execute stage already. Reason is, most microprocessors can only do 1 or 2 instructions per clock cycle
- memory load delays
- pipeline instructions waiting to finish execution even though it is at the execute stage already. Reason is, most microprocessors can only do 1 or 2 instructions per clock cycle
- memory load delays
